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Fabrication and Characterization of Solar Cells
on p-type Si and p/p+ Epitaxial Si
Nathaniel Kane, Student Member, IEEE

Abstract—Solar cells were fabricated at the Semiconductor
and Microsystems Fabrication Laboratory at Rochester
Institute of Technology on bvo different substrates. Standard
polished p-type Si and a substrate consisting of a 15 ~tm p-type
epitaxial Si built on a p+ substrate Si wafer. In addition, on the
epitaxial Si both diffusion and ion implantation were used for
doping. Using both epitaxial Si and ion implantation created
solar cells that outperformed the diffusion and p-type Si solar
cells.
Index Terms—solar cells, epitaxial silicon

XXVIII. INTRODUCTION
HE Microelectronic Engineering Department
at RIT offers an elective course in
photovoltaics, as well as outreach programs for
K-12 teachers and students to gain exposure to
semiconductor processing through the fabrication
of a solar cell. In an attempt to improve cell
performance, devices were built on p-type Si
substrates and p/p+ epitaxial Si which were
generously donated by Eastman Kodak Company.
The p-type Si substrates had a resistivity of 25 ≤2cm while the p/p+ epitaxial wafers consisted of a
15 jim epitaxial layer with a resistivity of 5-6 ≤~cm on top of a p+ substrate with a resistivity of
0.0 1-0.02 12-cm. The solar cells fabricated on the
epitaxial wafers should perform better due to a
back surface field (BSF) and reduced diffusion
distances. For the p-type Si, spin-on dopant was
used. For the epitaxial wafers, solar cells were
built with either spin-on dopant or ion
implantation.
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XXIX. EXPERIMENTAL PROCEDURE
A. Standard Process Flow

The process flow for the solar cells is fairly
simple as the primary goal is to introduce
semiconductor processing to either teachers or
students. In addition, a large solar cell is
fabricated so that it can be seen without
magnification. First, a field oxide of
approximately 5000 A is grown on the wafers.
Using contact lithography, a large circular area is
etched to provide an active region. Following a
clean step the active area is then doped using
spin-on dopant and it is diffused at 950°C for 30
minutes in wet 02. This oxide is etched and an
anti-reflective oxide is grown at 950°C for 132
minutes in dry 02 to obtain an oxide thickness of
950 A. A coating of lift-off photoresist is spun on
the wafer followed by a coat of photoactive
photoresist. Contact lithography is performed in
order to pattern the aluminum. Aluminum is
sputtered for 2500 seconds at 1000 W. The lift
off step is then performed to remove the
aluminum. The wafers then are sputtered on the
backside to the same conditions to form the
backside contact. Lastly, the wafers undergo a
sinter process at 450°C for 18 minutes in an
N2/H2 forming gas.
B.

Ion Implantation

On some of the epitaxial wafers, an ion
implantation step was done instead of spin-on
doping. This step occurred after the wet oxide
growth. An implant was performed at a dose of
1x1016 atoms/cm2 at an energy of 6OkeV. The
goal of this step was to provide better uniformity
of dopant across the wafer as well as create a
shallower junction that would occur as the drive
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in occurred while the anti-reflective oxide was
grown.
XXX.

TABLE I
P-TYPE

RESULTS

A. Overall Results
Figs. 1 and 2 show a completed p-type Si and
p/p+ epitaxial Si wafer respectively. In Fig. 2,
leftover aluminum from the lift-off process can be
seen. This was due to an error in the lithography
process where not enough lift-off resist was able
to be coated on the larger 6-inch wafers.

Si SOLAR CELL PERFORMANCE

Quantity

Value

V0~
‘Sc
PM~~
FF
P~/Area

0.60 V
3.0 mA

0.60mW
0.33
26.1 mW/rn2
Area of the device is 0.023 m2.

conditions, the middle curve represents operation
in room fluorescent broadband light conditions
and the bottom curve represents operation in
room light as well as an additional Xe light
source. The tests were performed in this was as
they mimic the testing done for the outreach
program.
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Fig. 1 Completed 4-inch p-type wafer. This wafer underwent the
standard process flow.
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Fig. 3 I-V characteristic of p-type Si solar cells.
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Fig. 2 Completed 6-inch p/p+ epitaxial wafer. Large amounts of
aluminum are visible on the outside protective oxide. This was
caused by not enough lift-off resist being deposited on the wafer.
The samples did not experience any adverse effects due to this.
This wafer underwent ion implantation.

B. F-type Si Solar Cells
The solar cells fabricated on the p-type Si
performed similarly to devices previously
fabricated using the same process [1]. Fig. 3
shows the I-V characteristic of the solar cells. The
top curve represents operation in no light

These devices exhibited a high amount of series
resistance. In addition, there is only a 4%
difference in the current flowing in the device
from complete dark conditions to maximum light
conditions. Table 1 shows the relevant data
obtained from testing including fill factor (FF).

C. P/P+ Epitaxial Si, Standard Process Solar
Cells
These devices performed better than those
processed on p-type Si. However, there still was
a large amount of series resistance as seen in
Fig. 4. This cause is unknown.
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Fig. 4 I-V characteristic for p/p+ epitaxial Si solar cells using
spin-on dopant.

There is a 7% difference between the dark and
bright light current in these devices, a large
improvement over the standard p-type Si. Table 2
shows data extracted from these devices.
TABLE 3

P/P+ EPITAXIAL Si SOLAR CELL PERFORMANCE
Quantity

Value

V0~

0.50 V
4.6 mA
1.16mW
0.50
50.4 mW/rn2

‘Sc

P~
FF
P~/Area

Area of the device is 0.023 rn2.

D. P/P+ Epitaxial Si, Implant Process Solar
Cells
The solar cells fabricated on the p/p+ Epitaxial
Si using ion implantation performed the best of
the three splits of wafers. There was very little
series resistance and the solar cells more closely
resemble diodes. Fig. 5 shows the I-V
characteristic of these devices.
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Fig. 5 I-V characteristic of plp+ eptaxial Si implant process solar
cells.

These devices exhibit very good characteristics.
The difference between dark and bright light
current is 8%. Table 3 shows all of the pertinent
data obtained from the devices. For these solar
cells, the fill factor is much higher than the other
devices proving that it is functioning much more
efficiently.
XXXI. CONCLUSIONS AND FUTURE WORK
The completed solar cells exhibited response to
light. It appears that a BSF was created in the
epitaxial samples leading to better performance
versus standard p-type Si. In addition, a change to
ion implantation shows a decrease in series
resistance in the solar cells. The devices
TABLE 2

P/P+ EPITAXIAL Si SOLAR CELL PERFORMANCE
Quantity

Value

Voc
‘Sc
P5~
FF
P51~/Area

0.57V
3.4mA
0.76mW
0.39
33.0 mW/rn2
Area of the device is 0.023 m~.

fabricated on the p/p+ epitaxial Si are the first
such solar cells fabricated on that kind of
substrate at RIT.
More work should be done to optimize the
junction depth as well as metal thickness. These
were not optimized in this process. Other work
should consider using a smaller cell size to
minimize series resistance effects and to use a
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subtractive aluminum etch as opposed to lift-off
processing to ensure no extraneous aluminum is
left on the wafer.
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